

SPECIFICATION FOR APPROVAL

- (**♦**) Preliminary Specification
- () Final Specification


Title


Customer	ACER
MODEL	

15.6" HD TFT LCD

SUPPLIER	LG Display Co., Ltd.				
*MODEL	LP156WH3				
Suffix	TLB1				

*When you obtain standard approval, please use the above model name without suffix







Contents

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6
3-2	INTERFACE CONNECTIONS	7
3-3	LVDS SIGNAL TIMING SPECIFICATION	8-9
3-4	SIGNAL TIMING SPECIFICATIONS	10
3-5	SIGNAL TIMING WAVEFORMS	10
3-6	COLOR INPUT DATA REFERNECE	11
3-7	POWER SEQUENCE	12
4	OPTICAL SFECIFICATIONS	13-15
5	MECHANICAL CHARACTERISTICS	16-18
6	RELIABLITY	19
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	20
7-2	EMC	20
8	PACKING	
8-1	DESIGNATION OF LOT MARK	21
8-2	PACKING FORM	21
9	PRECAUTIONS	22-23
Α	APPENDIX. Enhanced Extended Display Identification Data	24-26



RECORD OF REVISIONS

Revision No	Revision Date	Page	Description	EDID ver
0.0	May 13. 2009	-	First Draft (Preliminary Specification)	0.0
			•••••••••••••••••••••••••••••••••••••••	




1. General Description

The LP156WH3 is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 15.6 inches diagonally measured active display area with HD resolution(768 vertical by 1366 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors.

The LP156WH3 has been designed to apply the interface method that enables low power, high speed, low EMI.

The LP156WH3 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP156WH3 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	15.6 inches diagonal
Outline Dimension	359.5(H, typ) \times 217.1(V, typ) \times 3.8(D,max) [mm] (with PCB Board)
Pixel Pitch	0.252mm × 0.252 mm
Pixel Format	1366 horiz. By 768 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	200 cd/m ² (Typ.5 point)
Power Consumption	TBD
Weight	420g (Max.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Hard Coating(3H), Anti glare treatment of the front polarizer
RoHS Comply	Yes

Ver. 0.0




2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Parameter	Symbol	Val	ues	Units	Notes	
Falanletei	Symbol	Min	Min Max		NOLES	
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 \pm 5°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Нѕт	-20	60	°C	1	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1	

Table 1. ABSOLUTE MAXIMUM RATINGS

Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.





3. Electrical Specifications

3-1. Electrical Characteristics

The LP156WH3 requires two power inputs. The first logic is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second backlight is the input about LED BL.with LED Driver.

Devementer		una ha a l		1.134	Nistaa		
Parameter	Symbol -		Min	Тур	Max	– Unit	Notes
LOGIC :							
Power Supply Input Voltage		Vcc	3.0	3.3	3.6	V	
Power Supply Input Current	lcc	Mosaic		TBD		mA	1
Power Supply Input Current		Black		TBD		mA	
Power Consumption		Pcc		TBD		W	1
Power Supply Inrush Current		CC_P	-	-	1500	mA	
LVDS Impedance	Z	ZLVDS	90	100	110	Ω	2
BACKLIGHT : (with LED Driver)							
LED Power Input Voltage		Vled	7.0	12.0	20.0	V	
LED Power Input Current		Iled	-	TBD		mA	3
LED Power Consumption		Pled	-	TBD		W	3
LED Power Inrush Current		LED_P	-	-	1000	mA	
PWM Dimming (Duty) Ratio		-	12.5	-	100	%	4
PWM Impedance	2	Zpwm	20	40	60	kΩ	
PWM Frequency	F	PWM	200	-	1000	Hz	5
PWM High Level Voltage	V	PWM_H	3.0	-	5.3	V	
PWM Low Level Voltage		PWM_L	0	-	0.5	V	
LED_EN High Voltage		ED_EN_H	3.0	-	5.3	V	
LED_EN Low Voltage		ED_EN_L	0	-	0.5	V	
Life Time			12,000	-	-	Hrs	6

Note)

- 1. The specified Icc current and power consumption are under the Vcc = 3.3V, 25°C, fv = 60Hz condition whereas Mosaic pattern is displayed and fv is the frame frequency.
- 2. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.
- 3. The specified LED current and power consumption are under the Vled = 12.0V, 25°C, Dimming of Max luminance whereas White pattern is displayed and fv is the frame frequency.
- 4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 5. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 6. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value at Table 9. These LED backlight has 6 strings on it and the typical current of LED's string is base on typical current at Table 2.

Ver. 0.0





3-2. Interface Connections


This LCD employs one interface connections, a 40 pin connector is used for the module electronics interface and LED Driver.

The electronics interface connector is a model IS050-L40B-C1 manufactured by I-PEX.

Pin Symbol Description Notes 1 NC No connection No connection Notes 2 VCC Power Supply, 3.3V Typ. Notes Notes 3 VCC Power Supply, 3.3V Typ. Notes Notes 4 V EEDID DDC 3.3V power 1, Interface chips 1.1 LCD : SW, SW0624 (LCD Control including LVDS Receiver 5 NC No Connection 1.1 LCD : SW, SW0624 (LCD Control including LVDS Receiver 6 Clk EEDID DDC Clock 1.1 LCD : SW, SW0624 (LCD Control including LVDS Receiver 7 DATA EEDID DDC Clock 1.1 LCD : SW, SW0624 (LCD Control including LVDS Receiver 8 Odd_R _{in} 0 Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_R _{in} 1 Positive LVDS differential data input Connector 11 Odd_R _{in} 2 Negative LVDS differential data input 2.2 Connector 12 Odd_R _{in} 2 Negative LVDS differential clock input 2.3 Connector pin arrangement 14 Odd_R _{in} 2 Negative LVDS differential clock input 2.3 Connector p	,
2 VCC Power Supply, 3.3V Typ. 3 VCC Power Supply, 3.3V Typ. 4 VEEDID DDC 3.3V power 5 NC No Connection 6 Clk EEDID DDC Clock 7 DATA EEDID DDC Clock 8 Odd_R _N 0 Negative LVDS differential data input 9 Odd_R _N 0 Positive LVDS differential data input 10 GND Ground 11 Odd_R _N 1 Negative LVDS differential data input 12 Odd_R _N 1 Negative LVDS differential data input 13 GND Ground 14 Odd_R _N 2 Negative LVDS differential data input 15 Odd_R _N 2 Negative LVDS differential data input 16 GND Ground 17 Odd_CLKIN Negative LVDS differential clock input 18 Odd_CLKIN Negative LVDS differential clock input 19 GND Ground 22 GND Ground 23 NC No Connection 24 NC No Connection <td< th=""><th></th></td<>	
3 VCC Power Supply, 3.3V Typ. 4 V EEDID DDC 3.3V power 5 NC No Connection 6 CIK EEDID DDC Clock 7 DATA EEDID DDC Clock 8 Odd_R _{IN} 0 Negative LVDS differential data input 9 Odd_R _{IN} 0 Negative LVDS differential data input 10 GND Ground 11 Odd_R _{IN} 1 Negative LVDS differential data input 12 Odd_R _{IN} 1 Negative LVDS differential data input 13 GND Ground 14 Odd_R _{IN} 1 Positive LVDS differential data input 15 Odd_R _{IN} 1 Positive LVDS differential data input 14 Odd_R _{IN} 2 Negative LVDS differential data input 15 Odd_CLKIN Negative LVDS differential clock input 16 GND Ground 17 Odd_CLKIN Negative LVDS differential clock input 18 Odd_CLKIN Negative LVDS differential clock input 19 GND Ground 22 GND Ground 23 NC<	
4 V EEDID DDC 3.3V power 5 NC No Connection 6 Cik EEDID DDC Clock 7 DATA EEDID DDC Data 8 Odd_R _{IN} 0- Negative LVDS differential data input 9 Odd_R _{IN} 0- Negative LVDS differential data input 10 GND Ground 11 Odd_R _{IN} 1- Negative LVDS differential data input 12 Odd_R _{IN} 1- Negative LVDS differential data input 13 GND Ground 14 Odd_R _{IN} 1+ Positive LVDS differential data input 15 Odd_R _{IN} 2+ Positive LVDS differential data input 16 GND Ground 17 Odd_CLKIN+ Negative LVDS differential data input 16 GND Ground 17 Odd_CLKIN+ No Connection 19 GND Ground 22 GND Ground 23 NC No Connection 24 NC No Connection 25 GND Ground	
5 NC No Connection 1, Interface cnips 5 NC No Connection 1, ILCD : SW, SW0624 (LCD Control including LVDS Receiver 7 DATA EEDID DDC Data 1.1 LCD : SW, SW0624 (LCD Control including LVDS Receiver 8 Odd_R _{IN} 0. Negative LVDS differential data input 1.2 System : THC63LVDF823A or equivalent 9 Odd_R _{IN} 0. Negative LVDS differential data input * Pin to Pin compatible with LVDS 10 GND Ground 2. Connector 11 Odd_R _{IN} 1. Negative LVDS differential data input 2.1 LCD:CABLINE-VS RECE ASS'Y, I GT05Q-40S-H10, LSM IS050-L40B-C10, UJU or equivalant 12 Odd_R _{IN} 2. Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CAB ASS'Y or equivalent 14 Odd_CR _{IN} 2.+ Positive LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground 2.3 Connector pin arrangement 16 GND Ground [LCD Module Rear View] 17 Odd_CLKIN+ Negative LVDS differential clock input [LCD Module Rear View] 18 Odd_CLKIN+ No Connection [LCD Module Rear View] 24 NC No Conne	
6 Cik EEDID DDC Clock 11 Including LVDS Receiver 7 DATA EEDID DDC Data or equivalent 8 Odd_R _N 0 Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_R _N 0+ Positive LVDS differential data input * Pin to Pin compatible with LVDS 10 GND Ground 2. Connector 11 Odd_R _N 1+ Positive LVDS differential data input GT05Q-40S-H10, LSM 12 Odd_R _N 1+ Positive LVDS differential data input GT05Q-40S-H10, LSM 12 Odd_R _N 2+ Negative LVDS differential data input GT05Q-40S-H10, LSM 13 GND Ground ISOS0-L40B-C10, UJU 13 GND Ground 2.3 Connector 14 Odd_R _N 2+ Positive LVDS differential clock input 2.3 Connector pin arrangement 16 GND Ground 40 1 17 Odd_CLKIN+ Negative LVDS differential clock input 2.3 Connector pin arrangement 18 Odd_CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 21 NC No Connection [LCD M	
7 DATA EEDID DDC Data 1.2 System : THC63LVDF823A or equivalent 8 Odd_R _{IN} 0- Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_R _{IN} 0+ Positive LVDS differential data input * Pin to Pin compatible with LVDS 10 GND Ground 2. Connector 2.1 LCD:CABLINE-VS RECE ASS'Y, I GT05Q-40S-H10, LSM 11 Odd_R _{IN} 1+ Positive LVDS differential data input ISO50-40B-C10, UJU or equivalant ISO50-40B-C10, UJU or equivalant 13 GND Ground ISO50-LOB-C10, UJU or equivalant ISO50-LOB-C10, UJU or equivalant 14 Odd_R _{IN} 2+ Positive LVDS differential data input S:Y or equivalent 2.3 Connector pin arrangement 16 GND Ground 40 1 17 Odd_CLKIN+ Positive LVDS differential clock input 40 1 18 Odd_CLKIN+ Positive LVDS differential clock input 1 [LCD Module Rear View] [LCD Module Rear View] 21 NC No Connection 23 NC No Connection 1 23 NC No Connection 25 GND Ground 1	er)
7 DATA LEDID DOC bala 8 Odd_R _{IN} 0 Negative LVDS differential data input 9 Odd_R _{IN} 0+ Positive LVDS differential data input 10 GND Ground 11 Odd_R _{IN} 1- Negative LVDS differential data input 12 Odd_R _{IN} 1+ Positive LVDS differential data input 13 GND Ground 14 Odd_R _{IN} 2- Negative LVDS differential data input 15 Odd_R _{IN} 2+ Positive LVDS differential data input 16 GND Ground 17 Odd_CLKIN- Negative LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 21 NC No Connection 22 GND Ground 23 NC No Connection 24 NC No Connection 25 GND Ground	
8 Odd_R _{IN} 0- Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_R _{IN} 0+ Positive LVDS differential data input * Pin to Pin compatible with LVDS 10 GND Ground 2. Connector 11 Odd_R _{IN} 1+ Negative LVDS differential data input 2.1 LCD:CABLINE-VS RECE ASS'Y, I GT05Q-40S-H10, LSM 12 Odd_R _{IN} 1+ Positive LVDS differential data input 3050-L40B-C10, UJU 13 GND Ground 2.2 Mating : CABLINE-VS PLUG CAB ASS'Y or equivalent 14 Odd_R _{IN} 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground 4.0 1 17 Odd_CLKIN+ Negative LVDS differential clock input 4.0 1 18 Odd_CLKIN+ Negative LVDS differential clock input [LCD Module Rear View] 21 NC No Connection [LCD Module Rear View] 23 NC No Connection [LCD Module Rear View] 24 NC No Connection 25 25 GND Ground Ground Ground	
10 GND Ground 2. Connector 11 Odd_R _{IN} 1- Negative LVDS differential data input 2.1 LCD:CABLINE-VS RECE ASS'Y, I 12 Odd_R _{IN} 1+ Positive LVDS differential data input 3.0 GTOSQ-40S-H10, LSM 13 GND Ground 3.0 SO-L40B-C10, UJU or equivalant 14 Odd_R _{IN} 2- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CAB 15 Odd_R _{IN} 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground 40 1 17 Odd_CLKIN+ Negative LVDS differential clock input 40 1 18 Odd_CLKIN+ Positive LVDS differential clock input 1 [LCD Module Rear View] 20 NC No Connection [LCD Module Rear View] [LCD Module Rear View] 23 NC No Connection 25 GND Ground [LCD Module Rear View]	
10 Ground 2.1 LCD:CABLINE-VS RECE ASS'Y, I 11 Odd_R _{IN} 1- Negative LVDS differential data input 2.1 LCD:CABLINE-VS RECE ASS'Y, I 12 Odd_R _{IN} 1+ Positive LVDS differential data input 3.0 Ground 13 GND Ground 3.0 C 14 Odd_R _{IN} 2- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CAB ASS'Y or equivalant 15 Odd_R _{IN} 2+ Positive LVDS differential data input 3.3 Connector pin arrangement 16 GND Ground 1 17 Odd_CLKIN+ Positive LVDS differential clock input 40 18 Odd_CLKIN+ Positive LVDS differential clock input 1 19 GND Ground [LCD Module Rear View] 22 GND Ground [LCD Module Rear View] 23 NC No Connection [LCD Module Rear View] 24 NC No Connection 25 25 GND Ground Ground	
11 Odd_R _{IN} 1- Negative LVDS differential data input GT05Q-40S-H10, LSM 12 Odd_R _{IN} 1+ Positive LVDS differential data input IS050-L40B-C10, UJU 13 GND Ground or equivalant 14 Odd_R _{IN} 2- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CAB ASS'Y or equivalent 15 Odd_R _{IN} 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground 1 17 Odd_CLKIN+ Negative LVDS differential clock input 40 18 Odd_CLKIN+ Positive LVDS differential clock input 40 19 GND Ground [LCD Module Rear View] 22 GND Ground [LCD Module Rear View] 23 NC No Connection [LCD Module Rear View] 24 NC No Connection 25 GND Ground	DEY
12 Odd_R _{IN} 1+ Positive LVDS differential data input IS050-L40B-C10, UJU or equivalant 13 GND Ground or equivalant 14 Odd_R _{IN} 2- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CAB ASS'Y or equivalent 15 Odd_R _{IN} 2+ Positive LVDS differential data input 3.3 Connector pin arrangement 16 GND Ground 1 17 Odd_CLKIN- Negative LVDS differential clock input 1 18 Odd_CLKIN+ Positive LVDS differential clock input 40 19 GND Ground [LCD Module Rear View] 21 NC No Connection [LCD Module Rear View] 23 NC No Connection 2 24 NC No Connection 1 25 GND Ground 1	
14 Odd_R _{IN} 2- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CAB ASS'Y or equivalent 15 Odd_R _{IN} 2+ Positive LVDS differential data input 3.3 Connector pin arrangement 16 GND Ground 1 17 Odd_CLKIN- Negative LVDS differential clock input 40 1 18 Odd_CLKIN+ Positive LVDS differential clock input 1 19 GND Ground [LCD Module Rear View] 20 NC No Connection [LCD Module Rear View] 21 NC No Connection [LCD Module Rear View] 23 NC No Connection 23 24 NC No Connection 25 25 GND Ground 3	
14 Odd_R _{IN} 2- Negative LVDS differential data input 15 Odd_R _{IN} 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground 1 17 Odd_CLKIN- Negative LVDS differential clock input 40 18 Odd_CLKIN+ Positive LVDS differential clock input 1 19 GND Ground [LCD Module Rear View] 20 NC No Connection [LCD Module Rear View] 21 NC No Connection [LCD Module Rear View] 23 NC No Connection 23 24 NC No Connection 25 GND Ground Ground 1	_
15 Odd_RIN 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground 1 17 Odd_CLKIN- Negative LVDS differential clock input 40 1 18 Odd_CLKIN+ Positive LVDS differential clock input 1 1 19 GND Ground 1 1 20 NC No Connection 1 1 21 NC No Connection 1 1 23 NC No Connection 1 1 24 NC No Connection 1 1 25 GND Ground 1 1	-
17 Odd_CLKIN- Negative LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connection 21 NC No Connection 23 NC No Connection 24 NC No Connection 25 GND Ground	
18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connection 21 NC No Connection 22 GND Ground 23 NC No Connection 24 NC No Connection 25 GND Ground	
19GNDGround20NCNo Connection21NCNo Connection22GNDGround23NCNo Connection24NCNo Connection25GNDGround	
20NCNo Connection[LCD Module Rear View]21NCNo Connection22GNDGround23NCNo Connection24NCNo Connection25GNDGround	
20 No No Connection 21 NC No Connection 22 GND Ground 23 NC No Connection 24 NC No Connection 25 GND Ground	
22GNDGround23NCNo Connection24NCNo Connection25GNDGround	
23NCNo Connection24NCNo Connection25GNDGround	
24 NC No Connection 25 GND Ground	
25 GND Ground	
· · · · · · · · · · · · · · · · · · ·	
26 NC No Connection	
27 NC No Connection	
28 GND Ground	
29 NC No Connection	
30 NC No Connection	
31 VLED_GND LED Ground	
32 VLED_GND LED Ground	
33 VLED_GND LED Ground	
34 NC No Connection	
35 BLIM PWM for Luminance control	
36 BL_On Backlight On/Off Control	
37 NC No Connection (Reserved)	
38 VLED LED Power Supply (7V-20V)	
39 VLED LED Power Supply (7V-20V)	
40 VLED LED Power Supply (7V-20V)	

Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)


Ver. 0.0





3-3. LVDS Signal Timing Specifications

3-3-1. DC Specification




Description	Symb ol	Min	Max	Unit	Notes
LVDS Differential Voltage	V _{ID}	100	600	mV	-
LVDS Common mode Voltage	V _{CM}	0.6	1.8	V	-
LVDS Input Voltage Range	V _{IN}	0.3	2.1	V	-


3-3-2. AC Specification

LVDS Clock	L _{skew} (F _{clk} = 1/T _{cl} 1) 85MHz > Fc 2) 65MHz > Fc	lk ≥ 65MHz			 _XX
Description	Symbol	Min	Max	Unit	Notes
LVDS Clock to Data Skow Margin	t _{skew}	- 400	+ 400	ps	85MHz > Fclk ≥ 65MHz
LVDS Clock to Data Skew Margin	t _{skew}	- 600	+ 600	ps	65MHz > Fclk ≥ 25MHz
LVDS Clock to Clock Skew Margin (Even to Odd)	t _{SKEW_EO}	- 1/7	+ 1/7	T _{clk}	-
Maximum deviation of input clock frequency during SSC	F _{DEV}	-	± 3	%	-
Maximum modulation frequency of input clock during SSC	F _{MOD}	-	200	KHz	-







< Clock skew margin between channel >







< LVDS Data Format >





3-4. Signal Timing Specifications


This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of LVDS Tx/Rx for its proper operation.

ITEM	Symbol		Min	Тур	Max	Unit	Note
DCLK	Frequency	f _{CLK}	-	75.1	-	MHz	
	Period	t _{HP}	1470	1526	1600		
Hsync	Width	t _{wH}	23	32	42	tCLK	
	Width-Active	t _{wha}	1366	1366	1366		
Vsync	Period	t _{vP}	779	800	804		
	Width	t _{wv}	2	5	8	tHP	
	Width-Active	t _{wva}	768	768	768		
	Horizontal back porch	t _{HBP}	72	118	138	tCLK	
Data	Horizontal front porch	t _{HFP}	8	48	54	ICLK	
Enable	Vertical back porch	t _{vBP}	8	24	24	tHP	
	Vertical front porch	t _{vFP}	1	3	4	uir	


Table 6. TIMING TABLE

3-5. Signal Timing Waveforms

Data Enable, Hsync, Vsync



Condition : VCC =3.3V





3-6. Color Input Data Reference

The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color ; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

									Inp	out Co	olor D	ata							
	Color			R	Ð					GRE	EEN					BL	UE		
																			LSB
	1																		B 0
	Black	0	0	0	0 	0	0	0 		0 		0	0		0	0	0	0	0
	Red	1	1	1	1 	1 	1	0 	.0	0	0	0	0	0 	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1		1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B 0	1									
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	LSB MSB LSS G0 B5 B4 B3 B2 B1 B 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 <	1					
	Magenta	1	1	1	1	1	1	GREEN BLUE SB MSB LSB MSB BLUE MSB 0 05 64 G3 G2 G1 G0 B5 B4 B3 B2 B1 0	1	1									
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	B L B4 B3 B2 B1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td>0</td>	0			
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED					····														
	RED (62)	<table-container> MSB LSB MSB LSB MSB 0</table-container>	0	0	0	0	0												
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	MSB LS B 5 B 4 B 3 B 2 B 1 E 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0				
GREEN					•••••					•••••						· · · · · · · · · · · · · · · · · · ·			
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	B 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0
	GREEN (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	 1
BLUE										•••••	 						 		
	BLUE (62)	MSB R 5 R 4 R 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	 0	
	BLUE (63)	0	0	0	0	0	0	0	0	0	0	0	0	 1		 1	 1	B 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 1 1 0 0 0 0 0 0 0 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	 1

Table 7. COLOR DATA REFERENCE




Table 6. POWER SEQUENCE TABLE

Deremeter		Value		Units
Parameter	Min.	Тур.	Max.	Units
T ₁	0.5	-	10	ms
T ₂	0	-	50	ms
T ₃	0	-	50	ms
T ₄	400	-	-	ms
T ₅	200	-	-	ms
T ₆	200	-	-	ms
T ₇	3	-	10	ms
T ₈	10	-	-	ms
T ₉	0	-	-	ms
T ₁₀	0	-	-	ms
T ₁₁	10	-	-	ms

Note)

1. Valid Data is Data to meet "3-3. LVDS Signal Timing Specifications"

2. Please avoid floating state of interface signal at invalid period.

3. When the interface signal is invalid, be sure to pull down the power supply for LCD VCC to 0V.

4. LED power must be turn on after power supply for LCD and interface signal are valid.



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0° .

FIG. 1 presents additional information concerning the measurement equipment and method.




FIG. 1 Optical Characteristic Measurement Equipment and Method

le	9.	OPTICAL CHARACTERISTICS	

-			Values	,		5. 1101 12, 1 _{LED} - 10 111A
Parameter	Symbol	Min	Тур	Max	- Units	Notes
Contrast Ratio	CR	400	500	-		1
Surface Luminance, white	L _{WH}	170	200		cd/m ²	2
Luminance Variation	δ_{WHITE}	-	1.4	1.6		3
Response Time	Tr_{R} + Tr_{D}	-	16	25	ms	4
Color Coordinates						
RED	RX		TBD		1	
	RY		TBD			
GREEN	GX		TBD			
	GY		TBD			
BLUE	BX		TBD			
	BY		TBD			
WHITE	WX	0.283	0.313	0.343		
	WY	0.299	0.329	0.359		
Viewing Angle						5
x axis, right(Φ =0°)	Θr	40			degree	
x axis, left (Φ =180°)	ΘΙ	40			degree	
y axis, up (Φ =90°)	Θu	10			degree	
y axis, down (Φ =270°)	Θd	30	-	-	degree	
Color Gamut	%	-	45	-]]	
Gray Scale						6

Ta=25°C, VCC=3.3V, fv=60Hz, f_{CLK}= 75.1MHz, I_{LED}= 18 mA



Note)

1. Contrast Ratio(CR) is defined mathematically as Surface Luminance with all white pixels

Contrast Ratio =

Surface Luminance with all black pixels

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

 $L_{WH} = Average(L_1, L_2, \dots, L_5)$

3. The variation in surface luminance , The panel total variation (δ_{WHTE}) is determined by measuring L_N at each test position 1 through 13 and then defined as followed numerical formula. For more information see FIG 2.

 $\delta_{\text{WHITE}} = \frac{\text{Maximum}(L_1, L_2, \dots, L_{13})}{\text{Minimum}(L_1, L_2, \dots, L_{13})}$

- 4. Response time is the time required for the display to transition from white to black (rise time, Tr_R) and from black to white(Decay Time, Tr_D). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.

6.	Gray	scale	specification
----	------	-------	---------------

 $f_{V} = 60$ Hz

Gray Level	Luminance [%] (Typ)
LO	TBD
L7	TBD
L15	TBD
L23	TBD
L31	TBD
L39	TBD
L47	TBD
L55	TBD
L63	100



FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>






FIG. 3 Response Time

Active Area

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".






15 / 26



5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP156WH3. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	359.5 ± 0.5 mm			
Outline Dimension	Vertical	217.1 ± 0.5 mm			
	Thickness	3.8mm (max)			
Bezel Area	Horizontal	$347.5\pm0.5\text{mm}$			
Dezel Alea	Vertical	196.8 ± 0.5mm			
Active Display Area	Horizontal	344.23 mm			
Active Display Area	Vertical	193.54 mm			
Weight	420g (Max.)				
Surface Treatment	Hard Coating(3H), Anti glare treatment of the front polarizer				




Ver. 0.0

May 13, 2009

17 / 26

LP156WH3 Liquid Crystal Display

🕒 LG Display




🕒 LG Display

Product Specification

<REAR VIEW>

Note) Unit:[mm], General tolerance: ± 0.5mm





6. Reliability

Environment test condition

No.	Test Item	Conditions					
1	High temperature storage test	Ta= 60°C, 240h					
2	Low temperature storage test	Ta= -20°C, 240h					
3	High temperature operation test	Ta= 50°C, 50%RH, 240h					
4	Low temperature operation test	Ta= 0°C, 240h					
5	Vibration test (non-operating)	Sine wave, 10 ~ 500 ~ 10Hz, 1.5G, 0.37oct/min 3 axis, 1hour/axis					
6	Shock test (non-operating)	Half sine wave, 180G, 2ms one shock of each six faces(I.e. run 180G 2ms for all six faces)					
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr					

{ Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.



7. International Standards

7-1. Safety

a) UL 60950-1:2003, First Edition, Underwriters Laboratories, Inc., Standard for Safety of Information Technology Equipment.
b) CAN/CSA C22.2, No. 60950-1-03 1st Ed. April 1, 2003, Canadian Standards Association, Standard for Safety of Information Technology Equipment.
c) EN 60950-1:2001, First Edition, European Committee for Electrotechnical Standardization(CENELEC) European Standard for Safety of Information Technology Equipment.

7-2. EMC

a) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. "American National Standards Institute(ANSI), 1992

b) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special Committee on Radio Interference.

c) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization.(CENELEC), 1998 (Including A1: 2000)



8. Packing

8-1. Designation of Lot Mark

a) Lot Mark



A,B,C : SIZE(INCH)
E : MONTH

D : YEAR F ~ M : SERIAL NO.

Note

1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	А	В	С

b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

- a) Package quantity in one box : 20pcs
- b) Box Size : 476mm X 370mm X 292mm



9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm 200 \text{mV}(\text{Over and under shoot voltage})$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.



9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.

Please carefully peel off the protection film without rubbing it against the polarizer.

- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



Product Specification

APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 1/3

tente



Product Specification

APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 2/3

tente



Product Specification

APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 3/3

tente